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An Analytical Approach for the Design of
Class-E Resonant DC-DC Converters
Nicola Bertoni, Student Member, IEEE, Giovanni Frattini, Roberto G. Massolini, Fabio Pareschi, Member, IEEE,
Riccardo Rovatti, Fellow, IEEE, and Gianluca Setti, Fellow, IEEE
Abstract—We present a new approach to design resonant dc-
dc converters, that allows to achieve both a more accurate
implementation and a simpler architecture, by reducing the
number of required passive components. The approach is applied
to a class-E topology, and it is based on the analytic solution
of the system of differential equations regulating the converter
evolution. Our technique is also capable of taking into account
the most important circuit non-idealities. This represents an
important breakthrough with respect to the state-of-the-art,
where class-E circuit analysis is based on strong simplifying
assumptions, and the final circuit design is achieved by means
of numerical simulations after many time-consuming parametric
sweeps. The developed methodology is dimensionless, and the
achieved design curves can be de-normalized to easily get the
desired circuit design. Measurements on two different prototypes
confirm an extremely high adherence to the developed mathemat-
ical approach.
Index Terms—Resonant dc-dc converters, Class-E converters.
I. INTRODUCTION
ONE of the most important recent trends in the designof dc-dc switching power converters is the increase in
their operating frequency, which has nowadays reached the
VHF range (30-300 MHz) [1]–[4]. There are, in fact, several
advantages connected to a very high switching frequency. Two
of them are noteworthy: first, better transient performance
and bandwidth can be achieved; second, constraints on the
values of passive reactive elements are relaxed and, in general,
smaller and less expensive components are required. This
allows to increase the converter power density and supports
the ultimate goal of adopting air-core magnetic components
small enough to be embedded into a fully integrated solution.
Unfortunately, the design of a VHF switching power con-
verter poses several challenges. In particular, the main issue is
the converter efficiency, since switching losses are increasing
with the switching frequency [1]. To solve the impasse,
resonant class-E dc-dc converters were introduced [5], [6],
exploiting the so-called soft switching technique.
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Roughly speaking, they embed a resonant circuit that shapes
the voltage across the semiconductor switching device in such
a way that it naturally reaches zero immediately before the
instant in which the switch is turned on [7], allowing current
to start flowing. Additionally, it is possible to impose that the
voltage goes to zero smoothly, i.e., with zero time derivative.
These two conditions are known respectively as zero volt-
age switching (ZVS) and zero voltage derivative switching
(ZVDS), and satisfying them produces a reduction of the
voltage-current product of the switching device at turn on
instants, lowering (ideally, down to zero) the energy-loss-
per-cycle, with beneficial effects also in terms of electro-
magnetic interference (EMI) mitigation and stress reduction
on switching devices.
While the classical procedure for resonant converter design
relies on heavy simplifying assumptions, here we propose a
novel approach where the exact dynamics of the system is
taken into consideration. By solving the system of ordinary
differential equations (ODE) regulating the converter behavior,
and by considering the converter operating at steady state con-
dition as in [8]–[10], we develop a mathematical framework
which makes possible a fast and accurate circuit design.
In addition to the obvious advantage of achieving a less ap-
proximate design without resorting to circuit-level simulations,
the ability of considering non-simplified dynamics allows to
eliminate circuit elements, such as bulky RF choke inductors,
high-Q filters or tuned matching network conventionally intro-
duced to justify model simplifications. This has a tremendous
impact on circuit size and complexity and allows us to apply
our approach to an extremely lightweight class-E architecture
that can be configured either as an isolated or non-isolated
topology.
Some preliminary results, limited to the case of ideal
circuit components, were reported in [11], where we presented
an initial study of the ODE-based approach. A first dc-dc
converter prototype has been designed and described in [12].
Here, with respect to [11], [12], we present three additional
steps:
• we include the most important circuit non-idealities and
parasitic elements in the model. This allows us to obtain
an almost perfect match between the expected circuit
behavior and the actual measurements, and to make this
procedure extremely useful for circuit designers;
• we introduce a suitable normalization that makes the cir-
cuit design independent of the values of voltages, currents
and switching frequency. We also provide general design
curves that allow any designer to immediately solve the
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Fig. 1. Classical isolated class-E dc-dc converter design taken from [13],
where we highlighted the RF choke inductor and the LC high-Q filter
connecting the inverter and the rectifier stages.
converter design problem by simply de-normalizing the
general solution;
• we validate the improved methodology by implementing
two new circuit prototypes. The almost perfect match
between theoretical and measured waveforms in both
circuits confirm the validity of the design tool and opens
new optimization possibilities in class E dc-dc converter
design.
The paper is organized as follows. Section II reviews the
state-of-the-art design methodology of class-E dc-dc convert-
ers and introduces the resonant topology considered in this
paper. In Section III we develop the framework for the exact
circuit analysis. Then, in Section IV our design approach
is explained, and used for achieving general design curves
in Section V. The implementation of the two prototypes is
presented in Section VI and, finally, we draw the conclusion.
II. CLASS-E DC-DC CONVERTERS
Class-E dc-dc converters were first introduced in the early
80s to take advantage of the radio frequency (RF) design
techniques in high-frequency dc-dc power conversion, aiming
to move from the common single power source scenario to
low power, small size, distributed power modules [5], [6],
[13]. The key point was to increase efficiency at high speed
of operation by moving from rectangular pulse waveforms to
sinusoidal-like ones.
A. Conventional class-E converter design approach
All class-E dc-dc converter topologies are based on two
fundamental building blocks, a class-E inverter [7], [14] and
a rectifying stage [15]–[18], usually connected together by
means of an LC filter that acts as impedance matching
network. A very common topology used for isolated converters
is represented in Fig. 1 (taken from [13]).
The inverter stage is basically a class-E amplifier working
at frequency fs, and loaded with a non-resistive network
designed to properly shape the voltage across the transis-
tor and achieve optimal operation, i.e., ZVS and (possibly)
ZVDS conditions. More specifically, the inverter design is
achieved by assuming the equivalent input impedance Zeq(fs)
of the rectifier as load. The resonant rectifier (i.e., a rectifier
properly connected with reactive elements) makes the final
ac/dc conversion. Its design is achieved by approximating the
input voltage as a sinusoidal tone at the converter working
frequency fs. To ensure both the aforementioned assumptions,
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Fig. 2. Schematic of the considered converter. (a): isolated topology; (b):
non-isolated topology.
allowing the actual circuit behavior to match the approximated
one, the inverter and rectifier are connected by means of a
high-Q LC filter, ensuring both an impedance matching (from
the inverter point of view) and harmonics filtering (from the
rectifier point of view). A large RF choke inductor is also
commonly employed to ensure that the simplifying assumption
of a constant current power source is actually satisfied.
In this way, the whole converter design can be readily
obtained taking advantage of well-known RF techniques [13].
In recent years, research efforts have been focused on the
investigation of different inverter and rectifier topologies [19]–
[24] to increase efficiency or reduce device stress. As an
example, the φ2 converter [19] was introduced to decrease
the peak level of the MOS switch drain-source voltage. A
few contributions also tried a mathematical formalization of
the converter analysis aiming to reduce the circuit complexity
by removing unnecessary reactive elements such as the RF
choke inductor [25]. However, the achieved accuracy is always
limited by the aforementioned sinusoidal approximation, that
makes necessary the presence of the LC filter, and causes ap-
preciable differences between the theoretical circuit evolution
and the actual one. Consequently, a simulation-based tuning of
circuit parameters is needed to identify the optimal operating
point.
B. Proposed circuit description
The schematic of the circuit we consider is shown in its
isolated and non-isolated configuration in Fig. 2(a) and 2(b),
respectively. In both cases, we indicate the input voltage with
Vin, the output voltage with Vout, and we assume a resistive
load Rload, with load current given by Iout = Vout/Rload.
Like any class-E dc-dc converter, the circuit can be separated
into an inverter and a rectifying stage, connected together
either by a coupling transformer or by a pairing inductance
Lpair.
Note that the two schematics of Fig. 2 represent only the
“core” of a class-E dc-dc converter. Actually, two sub-circuits
required to obtain the complete scheme used in practice are
not considered.
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Fig. 3. Example of current and voltage signals waveforms for the inverter,
featuring ZVS and ZVDS (top plot), and for the rectifier (bottom plot) in an
isolated converter topology example.
The first one is a gate driver circuit for the MOS switch.
With respect to this, it is worth noticing that in practical cases
the most common approach is to embed a self-resonant gate
driver circuit with the aim of improving energy efficiency [26].
In this paper, to maintain focus on the main contribution,
we decided to simply assume that the oscillation frequency
is regulated by an external clock generator, which turns ON
and OFF the MOS switch at frequency fs with duty-cycle D.
The second sub-circuit is the load regulator. In class-E dc-
dc converters, ZVS and ZVDS are achieved only for a specific
optimal operating point, i.e., for a given Rload or equivalently
a given output power. To preserve ZVS and ZVDS with a
variable load, an on-off control [25], [27] is typically em-
ployed. Without entering into details, this approach allows the
converter only to be in an off state (where the output voltage
is maintained constant by Cload) or to work in the optimal
operating point. Under this assumption, the converter design
is achieved considering the maximum output power, i.e., the
minimum Rload, and the ratio between the actual output power
and the maximum one is set by the ON/OFF ratio. Again,
to maintain our paper focused on its main contribution and
simplifying the presentation as much as possible, in this paper
we do not consider the on-off control, and we design the circuit
according to the maximum output deliverable power.
An example of the typical circuit waveforms of the dc-
dc converter of Fig. 2(a), designed accordingly to the pro-
posed methodology, can be observed in the SPICE simulation
waveforms of Fig 3. The picture includes the voltage VCinv(t)
and the current Iinv(t) at the inverter side, and the voltage
VCrec(t) and the current Irec(t) at the rectifier side. The (almost
constant due to Cload) output voltage Vout and output current
Iout are also shown; note that, accordingly to the schematic of
Fig. 2, and considering a zero average current flowing through
the output capacitor in steady-state condition, Iout can be
1
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Fig. 4. Equivalent circuits used to model real devices. (a): inductors; (b):
capacitors; (c): MOS switch (ON state); (d): diode (ON state); (e): transformer.
MOS switch and diode in the OFF state are modeled as open circuits.
expressed as a function of the mean value of Irec(t) as:
Iout = −〈Irec(t)〉 (1)
It is worth stressing that the desired ZVS and ZVDS operation
conditions have been perfectly ensured, as VCinv(t) smoothly
crosses the zero level at the MOS turn-ON instant.
III. ODE-BASED CIRCUIT ANALYSIS
A. Non-idealities modeling
To develop an accurate mathematical model for the dc-dc
converters of Fig. 2, for every device (with the exception
of Cload) we consider a very simple equivalent circuit that
includes non-idealities and parasitic effects as summarized in
Fig. 4.
More specifically, for inductors and capacitors we use
the classical equivalent circuit for lossy reactive components
operating at angular frequency ωs = 2pifs of Fig. 4(a) and
4(b) respectively. The value of the series resistances is linked
to the quality factors QL and QC by
QL =
ωsL
RL
, QC =
1
ωsCRC
(2)
Conversely, Cload is not part of a resonating circuit, but its
role is just to limit oscillations in the output voltage Vout as
much as possible. Therefore, we will adopt in the following
a common assumption for all dc-dc switching converters and
replace the Rload and Cload network with an ideal dc voltage
source Vout.
Active devices (i.e., the MOS switch and the rectifying
diode) are modeled as switches that can be either in a
completely ON or OFF state. When ON, the MOS switch
is replaced by a reasonably small RONDS resistance as shown
in Fig. 4(c), and by an open circuit while OFF. When the
diode is ON, we observe a forward voltage drop that has a
weak dependence on the diode current. To model this effect,
we replace the diode with an ideal voltage source V OND and a
(small) series resistance ROND as in Fig. 4(d). When in the OFF
state, we assume that the diode is equivalent to an open circuit.
Note that parasitic capacitances on both the MOS switch and
the diode, that may be relevant in particular in their OFF state,
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Fig. 5. Equivalent schematic circuits of the converter topologies of Fig. 2,
including parasitic device modeling. (a): isolated topology, referring all
elements at the secondary side of the transformer to the primary side; (b): non-
isolated topology; (c): schematic and notation used to analyze both topologies.
have not been explicitly modeled. In fact, for typical values of
the external capacitors Cinv and Crec these parasitic effects can
be considered as masked or conveniently absorbed by them;
this is a very common assumption in almost all class-E design
approaches, and we adopted it here as well.
Finally, the transformer is modeled with the standard equiva-
lent circuit of Fig. 4(e) [28], where all the elements are referred
to the primary side and an ideal transformer with turns ratio
n = ns/np couples the secondary side. The total inductance
Lp seen at the primary side is split into a magnetizing
inductance kLp and two leakage inductances (1 − k)Lp by
means of the coupling coefficient k. The equivalent circuit
also includes a resistance Rcore mainly modeling energy loss
in the magnetic core, and two resistances Rp modeling wire
turns losses.
When replacing all devices of Fig. 2 with the equivalent of
Fig. 4, we get the two schematics of Fig. 5(a) and Fig. 5(b).
In the figure we have also included two additional resistances
Rin and Rout to model other possible circuit losses (e.g.,
current sensing resistors, a non-ideal voltage source, etc.) and,
in the isolated topology, we have replaced all elements at
the secondary side of the transformer (i.e., Lrec, Crec, Cload,
Rload, Rout and the rectifying diode) with the corresponding
equivalent ones at the primary side.
The differences between the circuits of Fig. 5(a) and
Fig. 5(b) are very limited. Since the aim of this paper is
to analyze both converter topologies, the most convenient
approach is to introduce the schematic of Fig. 5(c). The
notation of the new circuit is simplified with respect both
to that of Fig. 5(b) and of Fig. 5(a) to allow an easier
mathematical analysis, and a few elements have been removed
by considering series connections. More formally, the new
notation is achieved by setting
Vo=
{
Vout/n
Vout
, Cl=
{
n2Cload
Cload
, Rl=
{
Rload/n
2
Rload
,
Io=
{
nIout
Iout
, ILr(t)=
{
nIrec(t)
Irec(t)
, Ro=
{
Rout/n
2
Rout
,
Lr=
{
(1−k)Lp+Lrec/n2
Lrec
, RLr =
{
Rp+RLrec/n
2
RLrec
,
VCr(t)=
{
VCrec(t)/n
VCrec(t)
, Cr=
{
n2Crec
Crec
, RCr =
{
RCrec/n
2
RCrec
,
VD=
{
V OND /n
V OND
, RD=
{
ROND /n
2
ROND
, Lx=
{
kLp
Lpair
,
RLx =
{
Rcore
RLpair
, Li=
{
(1−k)Lp
0
, RLi =
{
Rp
0
where the first line refers to Fig. 5(a), and the second one to
Fig. 5(b), and by defining for both cases Vi = Vin, Ri = Rin,
RDS = R
ON
DS , Ci = Cinv, RCi = RCinv , ILi(t) = Iinv(t) and
VCi(t) = VCinv(t).
B. Converter analysis
By modeling the MOS switch and the rectifying diode as
devices that can be only in an ON or an OFF state, the analysis
of the circuit of Fig. 5(c) can be achieved by considering
separately the four different configurations determined by the
possible ON/OFF combinations of the state of the two devices.
We denote them as zones, referred to with Zj , j = 1, . . . , 4.
The schematic associated to each zone is depicted in Fig. 6.
The four circuits of Fig. 6 have been obtained as follows.
The MOS switch is OFF in Z1 and Z2, where it is modeled as
an open circuit. In Z3 and Z4 it is ON and replaced by RDS ,
that it is assumed very small. Therefore, VCi(t) is vanishing,
and the current ILi(t) is all flowing through the MOS, so that
Ci has almost no effect and is not considered. Conversely, the
rectifying diode is OFF in Z2 and Z3 and ON in Z1 and Z4
where, since RD is small, we have VCr (t) ≈ −VD so that Cr
can be assumed to have no influence on the circuit.
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Fig. 6. Equivalent circuit models used for the converter analysis according to the four different zones. In Z1 and Z2 the MOS switch is OFF, and it is not
taken into account; in Z3 and Z4 the MOS is ON and it is replaced by a RDS resistance, while the Cr is not considered in the equivalent circuit. The
rectifying diode is OFF in Z2 and Z3 and therefore it is removed from the equivalent circuit; in Z1 and Z4 the diode is ON, and it is modeled as a voltage
source VD and a resistance RD , while Ci is not considered. In each zone the equivalent circuit is linear and its evolution is regulated by the differential
equation system written below.
As previously explained, in all four cases the load network
Rl – Cl has been replaced by a constant voltage generator Vo.
The four achieved circuits are linear, and their evolution
can be obtained by solving the four associated systems of
linear ODEs, whose order ranges from 2 (in Z4) to 4 (in
Z2), and which are reported below each schematic in Fig. 6.
The evolution of the whole converter can then be obtained by
ensuring the continuity of the capacitance voltages and of the
inductor currents when switching from one zone to another
one.
To express the results of our analysis in a more compact and
useful form, we need to introduce a suitable normalization for
all equations of Fig. 6. Let us consider current and voltage
signals normalized respectively by Io and Vo, and indicate
them as function of the normalized time θ = ωst, that is:
iLi(θ) =
ILi(θ/ωs)
Io
, iLr(θ) =
ILr (θ/ωs)
Io
,
vCi(θ) =
VCi(θ/ωs)
Vo
, vCr(θ) =
VCr (θ/ωs)
Vo
(3)
Observing that Rl = Vo/Io, let us also introduce the five
dimensionless parameters qi, qr, qx, ki and kr defined by:
qi =
1
ωsCiRl
, qr =
1
ωsCrRl
, qx =
ωsLx
Rl
ki =
Lx
Li + Lx
, kr =
Lx
Lr + Lx
(4)
We express the equivalent series resistances for the five re-
active elements Li, Lx, Lr, Ci and Cr exploiting the definition
of the quality factors QLi , QLx , QLr , QCi and QCr as in (2).
Then, let us also define
gDS =
Rl
RDS
, gD =
Rl
RD
, gi =
Rl
Ri
, go =
Rl
Ro
(5)
so that gDS , gD, gi and go play the role of quality factors
for, respectively, the MOS switch, the rectifying diode, and
the input and output node.
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Fig. 7. Succession of zones considered in this paper.
Finally, µ and vD are the normalization of the input voltage
and the diode forward voltage drop:
µ =
Vi
Vo
, vD =
VD
Vo
(6)
The advantage of this approach is that the normalized sys-
tem fully describes the circuit topology, and it is independent
of the switching frequency and of the output voltage and
power. Furthermore, let us introduce the two parameters mON
and dON, with mON = 1 (mON = 0) when the MOS switch
is ON (is OFF), and dON = 1 (dON = 0) when the rectifying
diode is ON (is OFF). With these, the systems describing the
evolution of the four zones can be written as in (7).
With this approach, the evolution of the circuit in a clock
period can be easily described once the succession of zones
is known. Despite a few different sequences can be observed,
particularly in rather unpractical situations such as when the
system is not in a steady-state condition, or when the consid-
ered quality factors of the components are extremely low, in
all realistic cases the succession of zone is the one depicted in
Fig. 7. For this reason, and since to consider a mathematical
framework able to deal will all possible zone sequences would
considerably complicate our design procedure without any
real practical benefit, in the following we limit ourselves to
consider this case only.
Mathematically, let us set the normalized time to θ = θ0 = 0
when the MOS switch is turned OFF while the diode is still
ON. At this time instant, we can approximate vCi(0) = 0 and
vCr (0) = −vD, and we define iLi(0) = i 0Li and iLr(0) = i 0Lr .
Then, Z1 starts, followed by Z2, Z3 and Z4 as described in
the following.
Zone Z1: Let us refer to normalized currents and voltages
in this zone with i (Z1)Li , i
(Z1)
Lr
, v (Z1)Ci and v
(Z1)
Cr
. In this zone
we can assume that v (Z1)Cr (θ) = −vD, while the evolution
of i (Z1)Li (θ), i
(Z1)
Lr
(θ) and v (Z1)Ci (θ) is regulated by (7) with
mON = 0 and dON = 1. The computation of the evolution
is reported in the Appendix; the result can be found in (A.2),
and the three coefficients c1, c2 and c3 must be computed to
satisfy the initial conditions
i
(Z1)
Li
(0) = i 0Li , i
(Z1)
Lr
(0) = i 0Lr , v
(Z1)
Ci
(0) = 0 (8)
The zone ends at θ = θ1, that is defined as the normalized
time instant in which the diode turns OFF. The value of θ1 is
computed by solving i (Z1)Lr (θ1) = 0.
Zone Z2: Here mON = dON = 0 and (7) is turned into a
4th order system in the variables i (Z2)Li (θ), i
(Z2)
Lr
(θ), v (Z2)Ci (θ)
and v (Z2)Cr (θ), whose solution can be found in (A.4). The four
coefficients c1, c2, c3 and c4 are computed by imposing the
continuity of the current signals at θ1
i
(Z2)
Li
(θ1) = i
(Z1)
Li
(θ1), i
(Z2)
Lr
(θ1) = i
(Z1)
Lr
(θ1)
and by assuming
v
(Z2)
Ci
(θ1) = v
(Z1)
Ci
(θ1), v
(Z2)
Cr
(θ1) = −vD
Z2 ends at θ2 = 2pi(1−D), when the MOS switch is externally
turned ON while the diode is still OFF. Note that, accordingly
to the assumptions of Sec. II-B, θ2 is actually a degree of
freedom of the system, since D is not constrained but can be
freely set.
Zone Z3: Here mON = 1 and dON = 0, and we can
approximate v (Z3)Ci (θ) = 0 independently of v
(Z2)
Ci
, and include
v
(Z3)
Cr
in the pool of system variables along with i (Z3)Li and
i
(Z3)
Lr
. The evolution given by (A.6), where the coefficients c1,
c2 and c3 are given by imposing
i
(Z3)
Li
(θ2) = i
(Z2)
Li
(θ2), i
(Z3)
Lr
(θ2) = i
(Z2)
Lr
(θ2),
v
(Z3)
Cr
(θ2) = v
(Z2)
Cr
(θ2)
(9)
The zone Z3 ends at θ3, when the voltage vCr (θ) turns
negative and is able to switch the diode ON. Mathematically,
θ3 is the normalized time that solves v
(Z3)
Cr
(θ3) = −vD.
Zone Z4: Here both MOS switch and diode are ON, so
mON = dON = 1. We approximate v (Z4)Ci (θ) = 0 and
v
(Z4)
Cr
(θ) = −vD, while the evolution of i (Z4)Li (θ) and i
(Z4)
Lr
(θ)
is given by (A.8), where the coefficients c1, c2 are computed
in accordance to the initial conditions
i
(Z4)
Li
(θ3) = i
(Z3)
Li
(θ3), i
(Z4)
Lr
(θ3) = i
(Z3)
Lr
(θ3)
This zone ends at θ = θ4 = 2pi, when the MOS switch is
turned OFF, and the system evolution starts again from Z1.
(
1−mON) vCi(θ) + ( 1gi + 1− kiki qxQLi + qxQLx + (1−mON) qiQCi + m
ON
gDS
)
iLi(θ) +
qx
QLx
iLr(θ) +
qx
ki
diLi(θ)
dθ
+ qx
diLr(θ)
dθ
= µ
(
1− dON) vCr(θ)− dONvD+ qxQLx iLi(θ) +
(
1
go
+
1− kr
kr
qx
QLr
+
qx
QLx
+
(
1− dON) qr
QCr
+
dON
gD
)
iLr(θ) + qx
diLi(θ)
dθ
+
qx
kr
diLr(θ)
dθt
= 1
iLi(θ) =
1
qi
dvCi(θ)
dθ
(Z1 and Z2 only), iLr(θ) =
1
qr
dvCr (θ)
dθ
(Z2 and Z3 only)
(7)
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In conclusion, the normalized analytic evolution of the
converter in the considered clock period is then given by the
piecewise solution
iLi(θ)= i
(Zk)
Li
(θ) vLi(θ)=v
(Zk)
Li
(θ)
iLr(θ)= i
(Zk)
Lr
(θ) vLr(θ)=v
(Zk)
Lr
(θ)
(10)
with θk−1≤θ≤θk, k = 1, . . . , 4, θ0 = 0 and θ4 = 2pi, and
which depends on the dimensionless parameters
µ, D, i 0Li , i
0
Lr
, ki, kr, qi, qx, qr,
vD, QLi , QLx , QLr , QCi , QCr , gDS , gD, gi, go
(11)
Note that some of the above parameters are fixed by techno-
logical constraints (such as inductors and capacitors quality
factors, as well as ki and vD) or circuital ones (such as µ).
Others are not constrained, and can be set to achieve the
desired ZVS and ZVDS behavior. In particular, the parameters
that can be easily tuned by a designer are qi, qr, qx and
kr, representing the normalized value of Ci, Cr, Lx and Lr.
Also the duty cycle D can be tuned for optimization purposes.
Conversely, the values of i 0Li and i
0
Lr
, despite unconstrained,
are regulated by the circuit evolution.
IV. CIRCUIT DESIGN TECHNIQUE
From (10) one can get the converter design once behavioral
constraints are expressed into a mathematical form.
• Stationary condition: it is achieved when:
iLi(2pi) = iLi(0) = i
0
Li (12)
iLr(2pi) = iLr(0) = i
0
Lr (13)
1
2pi
∫ 2pi
0
iLr(θ) dθ + 1 = 0 (14)
Equations (12) and (13) are used to ensure that the
two current waveforms iLi(θ) and iLr(θ) are periodic
waveforms1. Equation (14) derives from (1) under the
assumption to compute the mean value of Irec(t) as its
average value in a period, and considering the normal-
ization introduced in (3). With (14) we ensure that the
average current on Cl is zero, so that the average output
voltage is unchanged justifying the assumption to replace
it with an ideal voltage source.
• ZVS: the zero voltage switching is achieved by imposing:
vCi(θ2) = 0 (15)
• ZVDS: the zero voltage derivative switching is achieved
when dvCi(θ)/dθ = 0 for θ = θ2. Accordingly to (7),
this is equivalent to ask that:
iLi(θ2) = 0 (16)
Equations (12)-(16) represent a system of five (non-linear)
equations in the seven (unconstrained) variables
D, i 0Li , i
0
Lr , kr, qi, qx, qr (17)
1Note that a similar condition for vCi (θ) and vCr (θ) is not necessary,
since it is always satisfied.
and, once solved, ensure that the designed converter features
both ZVS and ZVDS behavior at its steady state. Furthermore,
note that they are independent of the switching frequency fs,
which is required to denormalize the system according to (4)
and represents an additional free design parameter.
Unfortunately, the solution of these equations cannot be
achieved in closed form due to their non-linearity. Yet, they
can be fed into any numerical solver (usually, a numerical
optimization tool) to get, with minimal computational effort,
the parameters values that ensure the desired behavior. The
Wolfram Mathematica notebook software developed for solv-
ing the system (12)-(16) is available online2 and as paper
additional material.
Interestingly enough, despite the non-linearity, we always
observed that the achieved equation system has a “good”
behavior: under the assumption that a solution exists, only five
degrees of freedom are required to satisfy the five constraints
(12)-(16). Furthermore, in the most common case (in particu-
lar, in the ideal lossless system, i.e., when all quality factors
are set to infinity and vD = 0), convergence of the numerical
optimization tool is not an issue, and the selection of a proper
initial point is required only for reducing the computation time.
With respect to this, it is worth highlighting that the system
has shown to be smooth, so the best candidate as initial point is
the solution of another system whose design parameters (e.g.,
µ, ki, etc.) are similar to those of the considered one. As
an example, the solution of the corresponding ideal lossless
system is a good candidate as the initial point of a lossy
system. This is the approach we followed in the two examples
of Sec. VI.
Interestingly, from a mathematical point of view, only five
among the unconstrained parameters in (17) are returned by
the solver. This means that two parameters are actually degrees
of freedom.
In the example provided is Sec. VI, aiming to optimize the
the hardware implementation complexity of the converter, we
fix the value of D and kr. In fact, a 50% duty cycle clock
is usually the simplest one to realize, while fixing kr means
setting the ratio between the inductances of the two inductors
present in the circuit of Fig. 2(b) (or between the inductance of
the inductor and the equivalent inductance and the transformer
for the circuit in Fig. 2(a)). The latter may be extremely useful
both in an off-the-shelf realization and in an integrated one,
since the number of available inductors is usually much more
limited with respect to the number of available capacitors.
Despite the one mentioned above is the optimization choice
we made in this paper, it is worth stressing that other choices
are possible and can be easily achieved. As an example, one
may want to exploit the degrees of freedom to reduce the
peak values of voltage or current on the active devices, so
reducing their stress and improving reliability and/or reducing
costs. Another option is to maximize the converter efficiency, η
defined as the ratio between the power on the output load and
the power required from the input source Vin, that considering
2see http://dcdc.signalprocessing.it
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Fig. 8. Design curves for the dimensionless system. (a): for D = 0.5, ki = 1, vONd = 0 and all quality factors to infinity (i.e., a lossless system); (b): for
D = 0.5, ki = 1, vD = 0.091, QLi =∞, QLr = QLx = 36, QCi = QCr = 28, gDS = 162, gD = 162 and gi = go = 218 (design example 1); and
(c): for D = 0.5, ki = 0.98, vOND = 0.058, QLi = QLx = 45, QLi = 47, QCi = QCr =∞, gDS = 2700, gD = 96, gi = 720 and go = 56.5 (design
example 2). These design curves have been used in Sec. VI for the design of the two prototypes, whose working points have been identified by the markers
A and B.
the normalization we introduced can be defined as
η =
∫ 2pi
0
iLr(θ) dθ
µ
∫ 2pi
0
iLi(θ) dθ
(18)
Also in this case, to limit the complexity of this paper, we
leave the detailed description of these optimized solutions to
future contributions.
V. DESIGN CURVES
As observed in the previous section, the advantage of the
proposed dimensionless analysis is that one can solve the
system composed by (12)-(16) without any assumption on the
real circuit parameters, thus obtaining general design curves.
Then, a circuit designer can simply ensure the optimal working
point by looking at the achieved dimensionless solution and
denormalize it with the actual values of Vo, Io and fs. In case
of an isolated topology, also the value of n has to be used in
the denormalization process.
In this paper we limit ourselves to propose the three design
curves sets of Fig. 8. The curves refer to the two design
examples that will be considered in Sec. VI, and have to be
interpreted as follows.
The plots report, from top to bottom, the values of qi, qr,
qx, i 0Li and i
0
Lr
that ensure both ZVS and ZVDS behavior
at stationary condition, as a function of kr and µ, under the
assumption that ki, D and all other technological constrained
parameters are fixed. Given the actual value of µ, i.e., given
the ratio between input and output voltage, and by looking at
the design curves corresponding to the actual values of the
parameters fixed by technological constraints, a designer can
simply select a value of kr of his/her choice, and immediately
get qi, qr and qx. Then, given Vo, Io and fs, by using (4)
it is possible to get the values of Ci, Cr, Lx and Lr of
the equivalent circuit of Fig. 5(c). In case of a non-isolated
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1
(a) (b)
Fig. 9. Photograph of the designed prototypes. (a): 2.5 W non-isolated dc-dc
converter; and (b): 500 mW isolated dc-dc converter.
topology, these values correspond directly to Cinv, Crec, Lpair
and Lrec; in case of an isolated topology, Crec and Lrec are
modified by the turns ratio value. In the next section, two
design examples will be provided to better clarify the design
procedure.
VI. PROTOTYPES DESIGN AND MEASUREMENTS
The proposed methodology is validated through the design,
implementation and measurements of two dc-dc converters
realized with off-the-shelves components. The first one has a
non-isolated topology, a low switching frequency and it is built
with low-quality inductors and capacitors. The second one is
isolated, running at higher frequency and designed with high-
quality reactive elements. The pictures of the two prototypes
are shown in Fig. 9(a) and Fig. 9(b), respectively. The design
procedure is composed of two steps: the first design step is
performed neglecting any kind of loss in the circuit in order
to get, with the help of the design curves of Fig. 8(a), a
first approximation of the component values, and consequently
an indication of their parasitics. Then we take into account
all circuit non idealities (diode voltage drop, inductor and
capacitor quality factors etc.) to reach the final accurate design
point by exploiting the design curves of Fig. 8(b) and Fig. 8(c).
Design example 1. Let us consider a 2.5 W non-isolated
dc-dc converter, with Vin = 5 V and Vout = 3.3 V (so
Iout = 0.76 A and Rload = 4.36 Ω), operating at approxi-
mately 500 kHz. The desired voltage ratio imposes µ = 1.515
and, since it is a non-isolated topology, we have Li = 0 H
and so ki = 1. Let us also set the two additional constraints
kr = 0.5 (to achieve Lx = Lr and thus Lpair = Lrec) and
D = 0.5 (i.e., θ3 = pi). If we initially assume that all circuit
elements are ideal, i.e., V OND = 0 and all quality factors equal
to infinity, the solution of (12)-(16) is the point indicated with
the marker “A” in Fig. 8(a) and it is given by:
qi=2.49, qr=11.3, qx=2.50, i
0
Li =2.60, i
0
Lr =−1.84 (19)
Then qi, qr, qx and kr can be denormalized using (4) to get
Cinv=29.4 pF, Crec=6.43 pF, Lpair=Lrec=3.47µH
Given a first approximation of circuit elements values, it
is possible to get a realistic indication of their parasitics.
For example, let us assume that we wish to design the
converter with inductors that, in the range of a few µH and
for the desired frequency, have QLx = QLr ≈ 36. We
desire to use standard ceramic capacitors with X7R dielectric,
which have a quite low merit factor at the desired operating
frequency, quantifiable in QCi = QCr ≈ 28. Furthermore,
we use a IRLML0030TR N-MOS transistor by International
Rectifier, with RONDS ≈ 27 mΩ (gDS ≈ 162) and a DB24307
Schottky barrier diode from Panasonic with VD ≈ 0.3 V and
ROND ≈ 30 mΩ (vD = 0.091 and gD ≈ 145). Finally, we add
two 20 mΩ current sensing resistors, with gi = go ≈ 218.
The design curves corresponding to these values have been
computed and plotted in Fig. 8(b). The desired solution is the
point with the marker “A”, and it is given by
qi=1.97, qr=4.54, qx=2.06, i
0
Li =3.38, i
0
Lr =−2.04
that is remarkably different from (19), mainly due to the low
quality factors of inductors and capacitors. This confirms how
important is the consideration and the correct estimation of
parasitics in this kind of converters. Denormalization leads to
Cinv=37.0 pF, Crec=16.1 pF, Lpair=Lrec=2.86µH
For a more feasible solution, we exploit the last degree of
freedom given by the oscillation frequency, noticing that by
slightly increasing the fs from 500 kHz to 649.6 kHz, we get
Cinv=28.5 pF, Crec=12.4 pF, Lpair=Lrec=2.2µH
In this way, we can use two inductors with a standard com-
mercial values for Lpair and Lrec, while we can approximate
Cinv = 30 pF and Crec = 12.2 pF placing a few commercial
capacitors in parallel.
Output voltage and current measured from the prototype
are in the expected range (Vout = 3.1 V and Iout = 680 mA).
Also the measured efficiency (59%) agrees with the theoretical
one (58%) computed accordingly to (18). The measured wave-
forms for VCinv(t), VCrec(t), Iinv(t) and Irec(t) are plotted in
Fig. 10 (solid line), along with the theoretical ones computed
with the developed model (marker points). As it can be noted,
the matching is almost perfect; it is also possible to see a very
good behavior in terms of both ZVS and ZVDS.
Design example 2. Let us consider a 500 mW isolated dc-
dc converter, with Vin = 5 V, Vout = 12 V (so Iout = 41.7 mA
and Rload = 288 Ω), operating at approximately 1 MHz.
Let us also assume a transformer turns ratio n = 2. By
considering all the normalizations introduced in Sec. III, we
have µ = nVin/Vout = 0.833. Here, ki is given by the
transformer coupling coefficient k (so ideally ki = 1), while
kr = kLp/(Lp + Lrec/n
2) determines the relation between
Lp and Lrec. As in the previous example, we can start with
the assumption of ideal devices and kr = 0.5, that leads from
Fig. 8(a) (see marker “B”) to
qi=1.03, qr=2.29, qx=1.18, i
0
Li =3.46, i
0
Lr =−1.99 (20)
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Fig. 10. Measured current and voltage waveforms for the 2.5W non-isolated
dc-dc converter prototype, compared with the expected theoretical ones (dark
markers) computed with the proposed model.
that is denormalized to
Cinv=2.15 nF, Crec=241 pF, Lp=13.5µH, Lrec=54.1µH
The best fit for commercial transformer is a 10.9µH WE-
FLEX transformer by Wu¨rth Elektronik, with coupling coef-
ficient k ≈ 0.98 and quality factor ≈ 45. Consequently, we
use a smaller value also for the inductor, i.e., Lrec = 33µH
with a quality factor ≈ 47. Without any knowledge on how
the transformer losses are divided into the Rcore and Rp, we
assume QLi ≈ QLx ≈ 45, while QLr ≈ 47. Furthermore,
ki ≈ 0.98 and kr ≈ 0.558. In this prototype we use ceramic
capacitors with C0G dielectric, that ensure extremely high
performance (QCi > 1000 and QCr > 1000) so that we can
assume an infinite quality factor. We also use the same N-MOS
as in the previous example (with here gDS ≈ 2700), while
the rectifying diode of our choice is a ES1B by Vishay, with
V OND ≈ 0.7 V and ROND ≈ 3 Ω (vD = 0.058 and gD ≈ 96).
The design is completed with two current sensing resistors,
a 0.1 Ω at the primary side (gi ≈ 720) and a 5.1 Ω at the
secondary side (go ≈ 56.5)
The solution of the system considering these technological
constrained parameters can be found looking at the design
curves of Fig. 8(c). Due to the high quality of the component
used, this design leads to a solution (the marker point “B” in
the figure) not very different from (20)
qi=0.910, qr=1.35, qx=1.16, i
0
Li =3.97, i
0
Lr =−2.23
that, by slightly increasing the operating frequency to fs =
1.25 MHz, is denormalized as
Cinv=1.95 nF, Crec=328 pF, Lp=10.9µH, Lrec=33µH
where we can approximate Cinv = 2 nF and Crec = 330 pF.
Measurements show Vout = 11.8 V and Iout = 40.3 mA
with a 75% efficiency, that are very similar to the theoretically
expected ones (12.0 V, 41.7 mA, 77%). Measured waveforms
are plotted in Fig. 11 (solid lines) and compared with the
ones computed according to the developed theoretical model
(marker points). Also in this case the matching is extremely
good.
Fig. 11. Measured current and voltage waveforms for the 500mW isolated
dc-dc converter prototype, compared with the expected theoretical ones (dark
markers) computed with the proposed model.
VII. CONCLUSION
In this paper, a new approach for class-E dc-dc converter
design has been proposed. Differently from the state-of-the-
art approach, the proposed methodology is based on the exact
circuit analysis, and does not need any strong simplifying
assumptions such as the common sinusoidal approximation.
Furthermore, the approach is capable of taking into account
the most important circuit non-idealities, ensuring a very
high adherence between the actual circuit evolution and the
modeled one. A dimensionless approach also allows to achieve
design curves that can be used to get in few seconds the
optimized circuit design. As a proof of concept, two dc-dc
converter prototypes are presented. Measurements confirm an
almost perfect matching with the expected results.
APPENDIX
MATHEMATICAL FORMULATIONS OF SEC. III
A. Zone Z1
In Z1 v
(Z1)
Cr
is assumed constant. Eq. (7) is so reduced to a
third order system in the tree variables i(Z1)Li , i
(Z1)
Lr
and v(Z1)Ci .
By properly rearranging all terms in (7), the system can be
conveniently rewritten as
d
dθ
i
(Z1)
Li
(θ)
i
(Z1)
Lr
(θ)
v
(Z1)
Ci
(θ)
=A(Z1)
i
(Z1)
Li
(θ)
i
(Z1)
Lr
(θ)
v
(Z1)
Ci
(θ)
+B(Z1) (A.1)
where all elements of A(Z1) ∈ R3×3 and of B(Z1) ∈ R3 can
be retrieved by comparing (A.1) with (7) under the assumption
that mON = 0 and dON = 1. Even if it is not possible
to provide a full mathematical demonstration, the matrix
A(Z1) always features two complex conjugated eigenvalues
−σ0±jω0 (with associated eigenvectors wR±jwI ) and a real
negative one −λ3 (with associated eigenvector w3) that can be
easily numerically computed. In this case, the solution of (A.1)
in matricial form is given by (A.2). Note that three unknown
coefficients c1, c2 and c3 are presents, and determined once
the initial condition of the system is given.
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i
(Z1)
Li
(θ)
i
(Z1)
Lr
(θ)
v
(Z1)
Ci
(θ)
=
wR wI w3
 e−σ0θ cos(ω0θ) e−σ0θ sin(ω0θ) 0−e−σ0θ sin(ω0θ) e−σ0θ cos(ω0θ) 0
0 0 e−λ3θ
c1c2
c3
− (A(Z1))−1B(Z1) (A.2)

i
(Z2)
Li
(θ)
i
(Z2)
Lr
(θ)
v
(Z2)
Ci
(θ)
v
(Z2)
Cr
(θ)
=
wR1 wI1 wR2 wI2


e−σ1θ cos(ω1θ) e−σ1θ sin(ω1θ) 0 0
−e−σ1θ sin(ω1θ) e−σ1θ cos(ω1θ) 0 0
0 0 e−σ2θ cos(ω2θ) e−σ2θ sin(ω2θ)
0 0 −e−σ2θ sin(ω2θ) e−σ2θ cos(ω2θ)


c1
c2
c3
c4
−(A(Z2))−1B(Z2)
(A.4)i
(Z3)
Li
(θ)
i
(Z3)
Lr
(θ)
v
(Z3)
Cr
(θ)
=
wR wI w3
 e−σ0θ cos(ω0θ) e−σ0θ sin(ω0θ) 0−e−σ0θ sin(ω0θ) e−σ0θ cos(ω0θ) 0
0 0 e−λ3θ
c1c2
c3
− (A(Z3))−1B(Z3) (A.6)
B. Zone Z2
The system evolution is regulated by
d
dθ

i
(Z2)
Li
(θ)
i
(Z2)
Lr
(θ)
v
(Z2)
Ci
(θ)
v
(Z2)
Cr
(θ)
=A(Z2)

i
(Z2)
Li
(θ)
i
(Z2)
Lr
(θ)
v
(Z2)
Ci
(θ)
v
(Z2)
Cr
(θ)
+B(Z2) (A.3)
where A(Z2) ∈ R4×4 and B(Z2) ∈ R4. The matrix A(Z2) has
two couples of complex conjugates eigenvalues −σ1 ± jω1
(with associated eigenvectors wR1 ± jwI1) and −σ2 ± jω2
(with associated eigenvectors wR2 ± jwI2). The evolution of
all normalized current and voltage signals is given by the sum
of two damped sinusoidal tones, with angular frequency ω1
and ω2, whose expression is given in (A.4).
C. Zone Z3
The evolution here is regulated by a third order system as
in Z1, and it is described by
d
dθ
i
(Z3)
Li
(θ)
i
(Z3)
Lr
(θ)
v
(Z3)
Cr
(θ)
=A(Z3)
i
(Z3)
Li
(θ)
i
(Z3)
Lr
(θ)
v
(Z3)
Cr
(θ)
+B(Z3) (A.5)
with A(Z3) ∈ R3×3 and B(Z3) ∈ R3. Similarly to A(Z1), also
A(Z3) features two complex conjugated eigenvalues −σ0±jω0
(with associated eigenvectors wR± jwI ) and a real one −λ3
(with associated eigenvector w3). The evolution of the system
is regulated by (A.6).
D. Zone Z4
In Z4, v
(Z4)
Ci
and v (Z4)Cr are constrained, and (7) is reduced
to
d
dθ
(
i
(Z4)
Li
(θ)
i
(Z4)
Lr
(θ)
)
=A(Z4)
(
i
(Z4)
Li
(θ)
i
(Z4)
Lr
(θ)
)
+B(Z4) (A.7)
where A(Z4) ∈ R2×2 and B(Z4) ∈ R2. Since A(Z4) has
always two real negative eigenvalues −λ1 and −λ2 with
associated eigenvectors w1 and w2, the evolution is simply
given by:(
i
(Z4)
Li
(θ)
i
(Z4)
Lr
(θ)
)
=
(
w1 w2
)(
e−λ1θ 0
0 e−λ2θ
)(
c1
c2
)
−
(
A(Z4)
)−1
B(Z4)
(A.8)
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